

1. General Description

The EM74AHC1G02 and EM74AHCT1G02 are single 2-input NOR gates. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.

2. Features and Benefits


- Wide supply voltage range from 2.0 V to 5.5 V
- Overvoltage tolerant inputs to 5.5 V
- High noise immunity
- CMOS low power dissipation
- Latch-up performance exceeds 200 mA
- Symmetrical output impedance
- Balanced propagation delays
- Input levels:
 - For EM74AHC1G02: CMOS level
 - For EM74AHCT1G02: TTL level
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 7000 V
 - CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
- Multiple package options

3. Ordering Information

Table 1. Ordering information


Type number	Topside marking	Package		
		Name	Description	Quantity
EM74AHC1G02GV	A2YW	SOT23-5L	SOT23 package, 5 pins 2.92 mm × 1.6 mm; 1.25 mm (Max) height	3000
EM74AHCT1G02GV	C2YW			
EM74AHC1G02GW	A2YW	SOT353	SOT353 package, 5 pins 2.1 mm × 1.25 mm; 1.1 mm (Max) height	3000
EM74AHCT1G02GW	C2YW			
EM74AHC1G02DRL	A2YW	SOT553	SOT553 package, 5 pins 1.6 mm × 1.2 mm; 0.6 mm (Max) height	3000
EM74AHCT1G02DRL	C2YW			

4. Function Diagram



5. Pinning Information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
B	1	Data input
A	2	Data input
GND	3	Ground (0V)
Y	4	Data output
V _{cc}	5	Supply voltage

6. Functional Description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level.

Input		Output
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	L

7. Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Table 4. Absolute Maximum Ratings

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	7.0	V
V_I	input voltage		-0.5	7.0	V
I_{IK}	input clamping current	$V_I < -0.5\text{ V}$	-20		mA
I_{OK}	output clamping current	$V_O < -0.5\text{ V}$ or $V_O > V_{CC} + 0.5\text{ V}$ [1]		± 20	mA
I_O	output current	$-0.5\text{ V} < V_O < V_{CC} + 0.5\text{ V}$		± 25	mA
I_{CC}	supply current			75	mA
I_{GND}	ground current		-75		mA
P_{tot}	total power dissipation	$T_{amb} = -40\text{ °C}$ to $+125\text{ °C}$		250	mW
T_{stg}	storage temperature		-65	150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. EnergyMath does not recommend exceeding them or designing to Absolute Maximum Ratings.

Table 5. Recommended Operating Conditions

Symbol	Parameter	Conditions	EM74AHC1G02			EM74AHCT1G02			Unit
			Min	Typ	Max	Min	Typ	Max	
V_{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
V_I	input voltage		0		5.5	0		5.5	V
V_O	output voltage		0		V_{CC}	0		V_{CC}	V
T_{amb}	ambient temperature		-40	25	125	-40	25	125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			100				ns/V
		$V_{CC} = 5.0\text{ V} \pm 0.5\text{ V}$			20			20	ns/V

EM74AHC1G02; EM74AHCT1G02

Single 2-input NOR gate

9. Static Characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
EM74AHC1G02								
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5			1.5		V
		V _{CC} = 3.0 V	2.1			2.1		V
		V _{CC} = 5.5 V	3.85			3.85		V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V			0.5		0.5	V
		V _{CC} = 3.0 V			0.9		0.9	V
		V _{CC} = 5.5 V			1.65		1.65	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}						
		I _O = -50 μA; V _{CC} = 2.0 V	1.9	2.0		1.9		V
		I _O = -50 μA; V _{CC} = 3.0 V	2.9	3.0		2.9		V
		I _O = -50 μA; V _{CC} = 4.5 V	4.4	4.5		4.4		V
		I _O = -4.0 mA; V _{CC} = 3.0 V	2.48	2.93		2.40		V
		I _O = -8.0 mA; V _{CC} = 4.5 V	3.80	4.39		3.70		V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}						
		I _O = 50 μA; V _{CC} = 2.0 V		0	0.1		0.1	V
		I _O = 50 μA; V _{CC} = 3.0 V		0	0.1		0.1	V
		I _O = 50 μA; V _{CC} = 4.5 V		0	0.1		0.1	V
		I _O = 4.0 mA; V _{CC} = 3.0 V		0.05	0.44		0.55	V
		I _O = 8.0 mA; V _{CC} = 4.5 V		0.07	0.44		0.55	V
I _I	input leakage current	V _I = 5.5 V or GND ; V _{CC} = 0 V to 5.5 V		±0.01	±1.0		±2.0	μA
I _{CC}	supply current	V _I = V _{CC} or GND ; I _O = 0 A ; V _{CC} = 5.5 V		0.01	10		40	μA
C _I	input capacitance			3.5				pF

EM74AHC1G02; EM74AHCT1G02

Single 2-input NOR gate

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
EM74AHCT1G02								
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0			2.0		V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8		0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V						
		I _O = -50 μA;	4.4	4.5		4.4		V
		I _O = -8.0 mA;	3.80	4.39		3.70		V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V						
		I _O = 50 μA;		0	0.1		0.1	V
		I _O = 8.0 mA;		0.07	0.44		0.55	V
I _I	input leakage current	V _I = 5.5 V or GND ; V _{CC} = 0 V to 5.5 V		±0.01	±1.0		±2.0	μA
I _{CC}	supply current	V _I = V _{CC} or GND ; I _O = 0 A ; V _{CC} = 5.5 V		0.01	10		40	μA
ΔI _{CC}	additional supply current	per input pin ; V _I = 3.4 V; other inputs at V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V		0.23	1.35		1.35	mA
C _I	input capacitance			3.5				pF

[1]All typical values are measured at T_{amb} = 25°C.

EM74AHC1G02; EM74AHCT1G02

Single 2-input NOR gate

10. Dynamic Characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 6.

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
EM74AHC1G02								
t_{pd}	propagation delay	A and B to Y; see Fig. 5 [2]						
		$V_{CC} = 3.0\text{ V to }3.6\text{ V}, C_L = 15\text{ pF}$	1.0	4.3	9.5	1.0	10.0	ns
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}, C_L = 15\text{ pF}$	1.0	3.1	6.5	1.0	7.0	ns
C_{PD}	power dissipation capacitance	$C_L = 15\text{ pF}; f = 1\text{ MHz};$ $V_I = \text{GND to }V_{CC};$ [3]		26				pF
EM74AHCT1G02								
t_{pd}	propagation delay	A and B to Y; see Fig. 5 [2]						
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}, C_L = 15\text{ pF}$	1.0	4.3	8.0	1.0	8.5	ns
C_{PD}	power dissipation capacitance	$C_L = 15\text{ pF}; f = 1\text{ MHz};$ $V_I = \text{GND to }V_{CC};$ [3]		22				pF

[1] Typical values are measured at $T_{amb} = 25\text{ °C}$ and $V_{CC} = 3.3\text{ V}$ and 5.0 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

10.1. Waveforms and test circuit


Table 8. Measurement points

Type	Input		Output
	V_I	V_M	V_M
EM74AHC1G02	GND to V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
EM74AHCT1G02	GND to 3.0 V	1.5 V	$0.5 \times V_{CC}$

EM74AHC1G02; EM74AHCT1G02

Single 2-input NOR gate





Table 9. Test data

Type	Input	Load
	$t_r = t_f$	C_L
EM74AHC1G02	≤ 2.5 ns	15 pF
EM74AHCT1G02	≤ 2.5 ns	15 pF

11. Package Outline


SOT23-5L



EM74AHC1G02; EM74AHCT1G02

Single 2-input NOR gate


SOT353



EM74AHC1G02; EM74AHCT1G02

Single 2-input NOR gate

SOT553



12. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
CDM	Charged Device Model
TTL	Transistor-Transistor Logic

13. Revision History

Table 11. Revision history

Document ID	Release Date	Data sheet status	Change notice	Supersedes
EM74AHC_AHCT1G02 Rev. 1.0	Apr 20, 2024	Product datasheet		